Robert Polster
Robert Polster
Verified email at
Cited by
Cited by
Optical interconnects for extreme scale computing systems
S Rumley, M Bahadori, R Polster, SD Hammond, DM Calhoun, K Wen, ...
Parallel Computing 64, 65-80, 2017
Design space exploration of microring resonators in silicon photonic interconnects: impact of the ring curvature
M Bahadori, M Nikdast, S Rumley, LY Dai, N Janosik, T Van Vaerenbergh, ...
Journal of lightwave technology 36 (13), 2767-2782, 2018
Experimental access to higher-dimensional entangled quantum systems using integrated optics
C Schaeff, R Polster, M Huber, S Ramelow, A Zeilinger
Optica 2 (6), 523-529, 2015
First demonstration of collimation and monochromatisation of a laser accelerated proton burst
S Ter-Avetisyan, M SchnŁrer, R Polster, PV Nickles, W Sandner
Laser and Particle Beams 26 (4), 637-642, 2008
Thermal rectification of integrated microheaters for microring resonators in silicon photonics platform
M Bahadori, A Gazman, N Janosik, S Rumley, Z Zhu, R Polster, Q Cheng, ...
Journal of Lightwave Technology 36 (3), 773-788, 2017
Scalable fiber integrated source for higher-dimensional path-entangled photonic quNits
C Schaeff, R Polster, R Lapkiewicz, R Fickler, S Ramelow, A Zeilinger
Optics Express 20 (15), 16145-16153, 2012
Efficiency optimization of silicon photonic links in 65-nm CMOS and 28-nm FDSOI technology nodes
R Polster, Y Thonnart, G Waltener, JL Gonzalez, E Cassan
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (12†…, 2016
A 10Gb/s Si-photonic transceiver with 150μW 120μs-lock-time digitally supervised analog microring wavelength stabilization for 1Tb/s/mm2 Die-to-Die Optical†…
Y Thonnart, M Zid, JL Gonzalez-Jimenez, G Waltener, R Polster, ...
2018 IEEE International Solid-State Circuits Conference-(ISSCC), 350-352, 2018
Energy-performance optimized design of silicon photonic interconnection networks for high-performance computing
M Bahadori, S Rumley, R Polster, A Gazman, M Traverso, M Webster, ...
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017†…, 2017
Energy-bandwidth design exploration of silicon photonic interconnects in 65nm CMOS
M Bahadori, R Polster, S Rumley, Y Thonnart, JL Gonzalez-Jimenez, ...
2016 IEEE Optical Interconnects Conference (OI), 2-3, 2016
Wafer-scale high-density edge coupling for high throughput testing of silicon photonics
R Polster, LY Dai, OA Jimenez, Q Cheng, M Lipson, K Bergman
Optical Fiber Communication Conference, M3F. 2, 2018
End-to-end modeling and optimization of power consumption in HPC interconnects
S Rumley, RP Polster, SD Hammond, AF Rodrigues, K Bergman
2016 45th International Conference on Parallel Processing Workshops (ICPPW†…, 2016
Challenges and solutions for high-volume testing of silicon photonics
R Polster, LY Dai, M Oikonomou, Q Cheng, S Rumley, K Bergman
Silicon Photonics XIII 10537, 1053703, 2018
Loss and crosstalk of scalable MZI-based switch topologies in silicon photonic platform
M Bahadori, S Rumley, R Polster, K Bergman
2016 IEEE Photonics Conference (IPC), 615-616, 2016
10 Gbps, 560 fJ/b TIA and modulator driver for optical networks-on-chip in CMOS 65nm
JL GonzŠlez, R Polster, G Waltener, Y Thonnart, E Cassan
2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), 1-4, 2016
Optimization of TIA topologies in a 65nm CMOS process
R Polster, JLG Jimenez, E Cassan, P Vincent
2014 Optical Interconnects Conference, 117-118, 2014
Optical link clock receiver
R Polster
US Patent 10,419,833, 2019
Microring-based Si/SiN dual-layer switch fabric
Q Cheng, LY Dai, M Bahadori, P Morrissey, R Polster, S Rumley, ...
2018 IEEE Optical Interconnects Conference (OI), 29-30, 2018
Optical receiver with threshold control block
R Polster, JLG Jimenez
US Patent 9,584,226, 2017
TIA optimization for optical network receivers for multi-core systems-in-package
R Polster, JLG Jimenez, E Cassan
2014 10th Conference on Ph. D. Research in Microelectronics and Electronics†…, 2014
The system can't perform the operation now. Try again later.
Articles 1–20